

Look Mum, No VM Exits! (Almost)

Static Hardware Partitioning with the Jailhouse Hypervisor

Ralf Ramsauer*, Jan Kiszka[†], Daniel Lohmann[‡], Wolfgang Mauerer^{*†}

- * Technical University of Applied Sciences Regensburg
- [†] Siemens AG, Corporate Research and Technology
- [‡] University of Hanover

OSPERT 2017, Dubrovnik, Croatia

June 27, 2017





Motivation

- Driven by consolidation of physical hardware units [1]
- Reduction of physical control units
- System of systems on a chip
 - Increasing complexity
 - Scalability
 - Maintainability
- Consolidation of multiple software stacks requires safe isolation



Separate Automotive Control Units

Image © CVEL



Embedded hypervisors

- Consolidation of services
- Mixed-criticality systems
- Maintain RT capabilities
- Minimal impact
- Certifiability



Mixed-criticality system

Image © RTC Group, Inc



Static Hardware Partitioning

Related work (incomplete!)

• Quest-V [2]

- Allows direct I/O access
- Rich set of device drivers (OS + VMM)

OSTBAYERISCHE TECHNISCHE HOCHSCHULE SIEMENS REGENSBURG

- Virtualisation only for isolation
- Communication: Shared memory + IPI
- Only trap on violations
- Traditional boot sequence
- PikeOS [3]
- XtratuM [4]





Quest-V overview

Images © Rich West



Static Hardware Partitioning

Related work (incomplete!)

- Quest-V [2]
- PikeOS [3]
 - Allows direct I/O access
 - Paravirtualisation, hardware-assisted virtualisation
 - Time or Event triggered scheduling
- XtratuM [4]



PikeOS architecture

Images © SYSGO AG



Static Hardware Partitioning

Related work (incomplete!)

- Quest-V [2]
- PikeOS [3]
- XtratuM [4]
 - ARINC 653
 - Feature-rich hypercall interface
 - Paravirtualisation
 - Schedules partitions
 - Fully-fledged hypervisor

XtratuM



XtratuM architecture

Images © fentISS S.L., Universitat Politècnica de València



Jailhouse Yet another hypervisor?



 Minimalist hypervisor skeleton (cf. Exokernel approach [5])

Offload uncritical work to Linux

- System boot and initialisation
- Partition »cell« management
- Control and monitoring
- Deferred VMM activation



 Minimalist hypervisor skeleton (cf. Exokernel approach [5])

Offload uncritical work to Linux

- System boot and initialisation
- Partition »cell« management
- Control and monitoring
- Deferred VMM activation





- Minimalist hypervisor skeleton (cf. Exokernel approach [5])
- Offload uncritical work to Linux
 - System boot and initialisation
 - Partition »cell« management
 - Control and monitoring
 - Deferred VMM activation





- Minimalist hypervisor skeleton (cf. Exokernel approach [5])
- Offload uncritical work to Linux
 - System boot and initialisation
 - Partition »cell« management
 - Control and monitoring
 - Deferred VMM activation





 Minimalist hypervisor skeleton (cf. Exokernel approach [5])

Offload uncritical work to Linux

- System boot and initialisation
- Partition »cell« management
- Control and monitoring
- Deferred VMM activation





 Minimalist hypervisor skeleton (cf. Exokernel approach [5])

Offload uncritical work to Linux

- System boot and initialisation
- Partition »cell« management
- Control and monitoring
- Deferred VMM activation





- Minimalist hypervisor skeleton (cf. Exokernel approach [5])
- Offload uncritical work to Linux
 - System boot and initialisation
 - Partition »cell« management
 - Control and monitoring
 - Deferred VMM activation





- Minimalist hypervisor skeleton (cf. Exokernel approach [5])
- Offload uncritical work to Linux
 - System boot and initialisation
 - Partition »cell« management
 - Control and monitoring
 - Deferred VMM activation





- Minimalist hypervisor skeleton (cf. Exokernel approach [5])
- Offload uncritical work to Linux
 - System boot and initialisation
 - Partition »cell« management
 - Control and monitoring
 - Deferred VMM activation





 Minimalist hypervisor skeleton (cf. Exokernel approach [5])

Offload uncritical work to Linux

- System boot and initialisation
- Partition »cell« management
- Control and monitoring
- Deferred VMM activation





 Minimalist hypervisor skeleton (cf. Exokernel approach [5])

Offload uncritical work to Linux

- System boot and initialisation
- Partition »cell« management
- Control and monitoring
- Deferred VMM activation

Prefer simplicity over features

- Partition booted system instead of booting Linux
- Resource access control instead of resource virtualisation
- 1:1 static resource assignment instead of scheduling



Small code-base and tiny impact

- \approx 7kLoC on armv7
 - Simplifies certification efforts
 - Suitable basis for formal verification
- Try to hide (reduce traps), but don't hide existence
- #Partitions ≤ #CPUs, sufficient for many real-world use cases
- \Rightarrow Maintain real-time capabilities by design



Example use cases



Use cases



No VM Exits! (x86)



















- Indivisible hardware resources
 - DMA controllers, Clock and reset controllers
 - No device semantics in the hypervisor for paravirtualisation!
- Platform dependent limitations
 - ARM: Interrupt reinjection
 - ▶ Jetson TK1 (GICv2): \approx 800 ns overhead
 - x86: intremap support
 - ARM: upcoming GICv4
 - MMIO device alignment
 - Subpaging (trap and dispatch access)
 - Erroneous Hardware behaviour



- Indivisible hardware resources Q
 - DMA controllers, Clock and reset controllers ⁶
 - No device semantics in the hypervisor for paravirtualisation!
- Platform dependent limitations
 - ARM: Interrupt reinjection
 - ▶ Jetson TK1 (GICv2): \approx 800 ns overhead
 - x86: intremap support
 - ARM: upcoming GICv4
 - MMIO device alignment
 - Subpaging (trap and dispatch access)
 - Erroneous Hardware behaviour





- Indivisible hardware resources Q
 - DMA controllers, Clock and reset controllers ⁶
 - No device semantics in the hypervisor for paravirtualisation!
- Platform dependent limitations
 - ARM: Interrupt reinjection
 - ▶ Jetson TK1 (GICv2): \approx 800 ns overhead
 - x86: intremap support
 - ARM: upcoming GICv4
 - MMIO device alignment
 - Subpaging (trap and dispatch access)
 - Erroneous Hardware behaviour





- Indivisible hardware resources Q
 - DMA controllers, Clock and reset controllers ^f
 - No device semantics in the hypervisor for paravirtualisation!
- Platform dependent limitations Q
 - ARM: Interrupt reinjection
 - ▶ Jetson TK1 (GICv2): \approx 800 ns overhead
 - x86: intremap support
 - ARM: upcoming GICv4
 - MMIO device alignment
 - Subpaging (trap and dispatch access)
 - Erroneous Hardware behaviour



- Indivisible hardware resources Q
 - DMA controllers, Clock and reset controllers ^f
 - No device semantics in the hypervisor for paravirtualisation!
- Platform dependent limitations Q
 - ARM: Interrupt reinjection
 - ▶ Jetson TK1 (GICv2): \approx 800 ns overhead
 - x86: intremap support
 - ARM: upcoming GICv4
 - MMIO device alignment
 - Subpaging (trap and dispatch access)
 - Erroneous Hardware behaviour



- Indivisible hardware resources Q
 - DMA controllers, Clock and reset controllers ^f
 - No device semantics in the hypervisor for paravirtualisation!
- Platform dependent limitations Q
 - ARM: Interrupt reinjection I and I and
 - Jetson TK1 (GICv2): \approx 800 ns overhead 10 for the second sec
 - x86: intremap support
 - ARM: upcoming GICv4 3
 - MMIO device alignment
 - Subpaging (trap and dispatch access)
 - Erroneous Hardware behaviour



Jetson TK1: Ext. Stimuli + Response (bare-metal)



- Indivisible hardware resources Q
 - DMA controllers, Clock and reset controllers ^f
 - No device semantics in the hypervisor for paravirtualisation!
- Platform dependent limitations Q
 - ARM: Interrupt reinjection I and I and
 - ▶ Jetson TK1 (GICv2): ≈ 800 ns overhead ^f
 - x86: intremap support
 - ARM: upcoming GICv4 3
 - MMIO device alignment
 - Subpaging (trap and dispatch access)
 - Erroneous Hardware behaviour



Jetson TK1: Ext. Stimuli + Response (Jailhouse)



- Indivisible hardware resources Q
 - DMA controllers, Clock and reset controllers ^f
 - No device semantics in the hypervisor for paravirtualisation!
- Platform dependent limitations Q
 - ARM: Interrupt reinjection
 - Jetson TK1 (GICv2): \approx 800 ns overhead 10 for the second sec
 - x86: intremap support 3
 - ARM: upcoming GICv4
 - MMIO device alignment ⁵
 - Subpaging (trap and dispatch access) \$\overline{F}\$
 - Erroneous Hardware behaviour



- Indivisible hardware resources Q
 - DMA controllers, Clock and reset controllers ⁵
 - No device semantics in the hypervisor for paravirtualisation!
- Platform dependent limitations Q
 - ARM: Interrupt reinjection <</p>
 - Jetson TK1 (GICv2): \approx 800 ns overhead 10 for the second sec
 - x86: intremap support
 - ARM: upcoming GICv4
 - MMIO device alignment
 - Subpaging (trap and dispatch access)
 - Erroneous Hardware behaviour

No Jailhouse specific problems

Shared for all static hardware partitioning approaches! QEMU, KVM, Xen, ...



Look Mum, No VM Exits!



Look Mum, No VM Exits! Almost.



Burn-in test

- Typical mixed-criticality scenario
- Legacy software stack
- Jailhouse support out of the box
- Only board support
- Linux/RTOS as common use case
 - critical: flight control (hardware and software)
 - uncritical: computer vision task, video streaming





Burn-in test

- Typical mixed-criticality scenario
- Legacy software stack
- Jailhouse support out of the box
- Only board support
- Linux/RTOS as common use case
 - critical: flight control (hardware and software)
 - uncritical: computer vision task, video streaming





Conclusion

- Solid testament for implementing real-time safety critical systems with Jailhouse
- Jailhouse as platform or playground for other academic approaches
- Hardware/Software codesign towards zero traps



Conclusion

- Solid testament for implementing real-time safety critical systems with Jailhouse
- Jailhouse as platform or playground for other academic approaches
- Hardware/Software codesign towards zero traps

Future Work

- Sound quantification of hypervisor influence (there are certain traps)
- Safety certification (Ongoing!)
- Linux mainline integration (Upcoming!)
- Consider extending jailhouse for heterogeneous architectures
 - ► +GPU
 - ► +FPGA
 - ► +PRU



Thank you!



https://github.com/siemens/jailhouse <jailhouse-dev@googlegroups.com>

<ralf.ramsauer@othr.de>, <jan.kiszka@siemens.com>



- [1] Manfred Broy. "Challenges in Automotive Software Engineering". In: *Proceedings of the 28th International Conference on Software Engineering (ICSE)*. (Shanghai, China). New York, NY, USA: ACM Press, 2006, pp. 33–42.
- [2] Ye Li, Richard West, and Eric Missimer. "A Virtualized Separation Kernel for Mixed Criticality Systems". In: Proceedings of the 10th USENIX International Conf. on Virtual Execution Environments (VEE). 2014.
- [3] Robert Kaiser and Stephan Wagner. "Evolution of the PikeOS microkernel". In: *First International Workshop on Microkernels for Embedded Systems*. 2007, p. 50.
- [4] Alfons Crespo, Ismael Ripoll, and Miguel Masmano. "Partitioned Embedded Architecture based on Hypervisor: The XtratuM approach". In: *Proceedings of the 8th European Dependable Computing Conference (EDCC)*. IEEE. 2010.
- [5] Dawson R. Engler, M. Frans Kaashoek, and James O'Toole. "Exokernel: An Operating System Architecture for Application-Level Resource Management". In: *Proceedings of the 15th ACM Symposium on Operating Systems Principles (SOSP)*. 1995, pp. 251–266.
- Udo Steinberg and Bernhard Kauer. "NOVA: A Microhypervisor-based Secure Virtualization Architecture". In: *Proceedings of the 5th European Conference on Computer Systems*. EuroSys '10. 2010.



BACKUP

4.





raw inmate: timed event loop (GIC demo)

cyclic timer interrupt, measure jitter

- \$ modprobe jailhouse
- \$ jailhouse enable tk1.cell
- \$ jailhouse cell create tk1-demo.cell
- \$ jailhouse cell load tk1-demo gic-demo.bin
- \$ jailhouse cell start tk1-demo





raw inmate: timed event loop (GIC demo)

Initializing Jailhouse hypervisor v0.7 (26-g918bec06) on CPU 1 Code location: 0xf0000040 Initializing processors: CPU 1... OK CPII 2 ... 0K CPU 0... 0K CPU 3... 0K Activating hypervisor Created cell "ietson-tk1-demo" Page pool usage after cell creation: mem 82/16107, remap 69/131072 Cell "ietson-tkl-demo" can be loaded Started cell "ietson-tk1-demo" Initializing the GIC... Initializing the timer... Timer fired, jitter: 3083 ns. min: 3083 ns, max: 3083 ns Timer fired, jitter: 3083 ns 2333 ns. min: 2333 ns. max: Timer fired. jitter: 2416 ns. min: 2333 ns. max: 3083 ns Timer fired. jitter: 3916 ns. min: 2333 ns, max: 3916 ns Timer fired. iitter: 3749 ns. min: 2333 ns. max: 3916 ns Timer fired. iitter: 3499 ns. min: 2333 ns. max: 3916 ns [...]





raw inmate: timed event loop (GIC demo)

- \$ jailhouse cell destroy tk1-demo
- ▶ \$ jailhouse disable

[...] Timer fired, jitter: 3416 ns. min: 2166 ns. max: 3916 Timer fired, jitter: 3499 ns. min: 2166 ns. max: 3916 Timer fired, jitter: 3499 ns, min: 2166 ns, max: 3916 Closing cell "jetson-tk1-demo" Shutting down hypervisor Releasing CPU 2 Releasing CPU 0 Releasing CPU 1 Releasing CPU 3